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Nowadays the problem of accurate power saturation prediction becomes more emi-
nent. The powerful and expensive CAD systems provide approximate behaviors of power
saturation that do not always coincide with the realistic scenario. The state-of-the-art
quasi-linear transistor model that is a logical development of the small-signal hybrid-pi
model has been initially applied for oscillation analysis. In this thesis we investigate the
quasi-linear model for power saturation prediction in bipolar junction transistors. The ef-
ficiency of the modeled power saturation is verified by comparing it with the simulation in
Agilent Advanced Deign System 2009 and measurement results. According to the exten-
sive computational analysis the quasi-linear modeling presents high accuracy in the linear
region of power saturation in the range of 0.01 – 0.35 dBm, whereas the simulated curves
lag behind in the range of 2 dBm – 7 dBm. Moreover, the quasi-linear model predicts
the power saturation point more accurately compared to the simulations using the CAD
systems.
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vAbbreviations and symbols
• AC (Alternating Current) – a periodical harmonic flow of electrical charges.
• ADS (Advanced Design System) – the Agilent electronic CAD system that is
commonly used for simulations of electrical circuits, designing the printed circuit
boards and research of nonlinear phenomena in electronics.
• BC-junction (Base-Collector-junction) – a junction in bipolar junction transistors
between base and collector.
• BE-junction (Base-Emitter-junction) – a junction in bipolar junction transistors be-
tween base and emitter.
• BJT (Bipolar Junction Transistor) – a semiconductor active device used for trans-
formation (amplification and oscillation) of electrical signals.
• CAD (Computer-Aided Design) – a computer system (program) used for creation,
modification, simulation, analysis or optimization of a certain design.
• CP1 (Component Placement 1) – a certain placement of the electrical components
on the breadboard discussed in this thesis.
• CP2 (Component Placement 2) – another certain placement of the electrical com-
ponents on the breadboard discussed in this thesis.
• DC (Direct Current) – a unidirectional flow of electric charge in electrical schemes
produced by the sources such as batteries, solar cells and DC generators.
• DCB (Direct Current Block) – an electrical component (a capacitor at high frequen-
cies) that prevents the DC flow in the circuit.
• DUT (Device Under Test) – a unit (an electrical device), which parameters are
measured during the measurement procedure.
• FET (Field-Effect Transistor) – a semiconductor active device that uses an electric
field to control the shape of the transformed signal.
• HP (Hewlett Packard) – an American corporation that produces the electrical de-
vices including the RF measurement equipment (network analyzers, multimeters,
oscilloscopes and etc.).
• IMD (Intermodulation Distortion) – an amplitude modulation of signals including
the signals that cause nonlinearities in the frequency range.
• NA (Network Analyzer) – a measurement device that measured parameters of elec-
trical network, such as S-parameters with frequency or power sweep.
vi
• RF (Radio Frequency) – the frequency range from 3 kHz till 300 GHz, which cor-
respond to the radio waves and alternating currents that carry radio signals.
• RFC (Radio Frequency Choke) – an electrical component (an inductor at high fre-
quencies) that passes signals only with the certain frequency component.
vii
Table 1: Symbols and Notation.
Variable Description
veb, vcb emitter-base and collector-base voltages
vbe, vce base-emitter and collector-emitter voltages
vbc, vec base-collector and emitter-collector voltages
ie , ic ib emitter, collector and base currents
Rb, Rc base resistor and collector resistor
vce0 collector-emitter voltage
VCC, IDC DC voltage and current
Eg generator voltage
Zg generator impedance
Z0 characteristic impedance
Zin input impedance
ZL load impedance
Z1, Z2 an equivalent impedances
Pout output power
Pin input power
Pavg, Pav available power from the generator
Pout,1dB the point in nonlinear region at which the output power level
decreases by 1 dB from the ideal characteristics
dR dynamic range
Pout,min minimum detectable output power
αR, αF reverse and forward current gains
Is transistor saturation current
gm transconductance
VQBE , I
Q
C base-emitter voltage and collector voltage at bias Q-point
β0 small-signal current gain
rpi , r0 input and output resistances
Y -parameters (Yi j) admittance parameters
ym transadmittance
ym0 small-signal transadmittance
r empirical parameter
iˆc,max amplitude of the maximum collector current
vˆbe amplitude of the base-emitter voltage
φ angle
e jφ phasor of the complex number
f frequency
∆ f bandwidth
Cbe, Cbc, Cce base-emitter, base-collector and collector-emitter capacitances
PL power at the load
vL voltage at the load
S-parameters (Si j) scattering parameters
fstart , fstop start and stop frequencies
Pstart , Pstop start and stop powers
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11 Introduction
Nowadays the signal amplification is required in a number of electrical devices, such
as mobile phones, personal computers, mobile base station transceivers, TV, microphones,
loud-speakers and etc. Despite of the huge amount of active electrical components, tran-
sistors, which represent the semiconductor structures that transform the electrical signals,
are commonly used in an amplifier design [1, pp. 208]. There are two main types of tran-
sistors – a bipolar junction transistor (BJT) and field-effect transistor (FET), the operation
modes of which are completely different [1, pp. 208-209], [2, pp. 170-275]. For the BJT
transistors there are two types of structures: with P-doped semiconductor between two
N-doped layers (n-p-n) and N-doped semiconductor between two P-doped layers (p-n-p).
This work concentrates only on the BJT with n-p-n-structures.
The simplified schematic structure of the n-p-n BJT and the BJT symbol are presented
in Figure 1 from left to right parts, respectively. Petrov states [1, pp. 208-209] that each of
the p-n-junctions, denoted on the figure as a base-collector (BC)- and base-emitter (BE)-
junctions, may be opened or closed. Therefore, there can be four modes of BJT operation
presented in Table 2.
base
collector
emitter
n
p
n
BC-junction
base
collector
emitter
BE-junction
Figure 1: The n-p-n bipolar junction transistor: simplified schematic structure (left) and
electrical symbol (right).
Table 2: The BJT modes of operation [1, p. 209].
N Mode BE-junction BC-junction
1 Active (forward-active) Opened Closed
2 Reverse (reverse-active) Closed Opened
3 Saturation Opened Opened
4 Cutt-off Closed Closed
2bcv
-
+
ebv cbv
+
-
-
+
bev
cev+
-
+
-
ecv
-
+
bibi
bi
ci
ci
cie
i
ei
ei
Figure 2: Three types of bipolar-junction transistor connections: common-base (left),
common-emitter (central), common collector (right).
Regarding [1, pp. 210-211] and [3, pp.79-80], the amplification of the signal is per-
formed by setting the BJT to an active mode and connecting it as one of three possible
schemes presented in Figure 2: common-base, common-emitter and common-collector
connections. There are six types of voltages between two electrodes specified by a double
index: emitter-base veb, collector-base vcb, base-emitter vbe, collector-emitter vce, base-
collector vbc and emitter-collector vec voltage. Figure 2 illustrates the voltage polarities
that set the BJT in active mode and the current directions, where ib, ic and ie are the base,
collector and emitter currents, respectively.
The bipolar junction transistors have a complex operation that requires a good under-
standing of solid-state (conductor, insulator and semiconductor) physics [2, pp. 141-147].
Fortunately, the so-called equivalent electrical transistor models allow describing the op-
eration of the BJT and they are commonly used for amplifier engineering and analysis [1,
pp. 235-240, 250-251]. The equivalent transistor model is an electrical scheme that con-
sists of a number of elements, such as diodes, ideal current sources, resistors, capacitors
and etc., the connection of which allows imitating the physical processes in BJT. An ex-
ample of a simple equivalent transistor model that is connected using the common-base
scheme is presented in Figure 3 [1, p. 250].
emitter collector
br
base eC
crer
cC
ebv
 
base
cbv
Figure 3: Example of the equivalent transistor model [1, p. 250].
Unfortunately, the transistor models do not take all physical phenomena into ac-
count [4, p. 367]. For instance, the transistor models can not predict accurately some
nonlinearities that happen in BJT, such as a power saturation. To make matters worse,
the prediction of power saturation is a challenging problem even for the powerful and
3expensive computer-aided design (CAD) systems. Consequently, the power saturation
analysis in bipolar junction transistors is a topical problem that requires an innovative so-
lutions. The best candidate for this role is the new quasi-linear transistor model that is a
state-of-the-art invented by Olli-Pekka Lunde´n [5]. This model has shown an excellent
results in oscillation analysis [5] – [6], but it has never been considered in terms of power
amplification analysis.
1.1 Structure of the thesis
The thesis is organized as follows. The theoretical background in Chapter 2 provides
an insight into the BJT amplifier design and comprehends the transistor models that are
commonly used in describing the BJT operation. On top of that, an applicability of the
new quasi-linear transistor model to power saturation prediction compared to other mod-
els is considered in detail, and the major goals of this research are declared.
Three major parts of the research are presented in this thesis as follows. The measure-
ment procedure and the obtained results are presented in Chapter 3, while the quasi-linear
modeling of power saturation is described in Chapter 4. The simulation results of the
power amplifier using the CAD Agilent Advanced Design System 2009 are shown in
Chapter 5. The detailed discussion is considered in Chapter 6 and, finally, conclusions
are drawn.
42 Theoretical background
This chapter presents the theoretical background related to the amplifier design.
Firstly, the common-emitter scheme of a BJT based amplifier is considered and the key
parameters are discussed. Secondly, the definition of the gain compression is given and
the importance of the power saturation prediction is presented. Thirdly, the different
types of transistor models are evaluated and the state-of-the-art quasi-linear model is
performed. Lastly, the research goal of this thesis is declared in the end of this chapter.
2.1 Transistor amplifier design
A bipolar-junction transistor is the semiconductor device, which is commonly used in
amplification and oscillation of the electrical signals. If an amplifier is designed, then the
BJT should be biased to work in the active region [7, pp. 787-789], which means that the
direct current (DC) operating point has to be fixed.
There are three possible connections of the BJT used in engineering: common-base,
common-emitter and common-collector schemes. The most popular connection of the
BJT used for designing amplifiers is the common-emitter scheme, which will be consid-
ered in the following discussion.
2.1.1 Common-emitter amplifier scheme. Key parameters
The general scheme of a simple common-emitter amplifier can be found in Jaeger’s [7,
pp. 790-791] and Fonstad’s [8, p. 329] books. The modified version of this scheme that
operates in radio frequency (RF) range is presented in Figure 4.
The resistors Rb and Rc are used to set the DC operating point aka the bias point.
Usually, the values of these resistors are set to satisfy the condition vce0 = Vcc/2, where
DCB
DCBgZ
gE
cRbR
CCV
L
Z
1С
2С
1L
RFC
2L
RFC
Figure 4: Common-emitter amplifier scheme used in RF range.
5vce0 is the collector-emitter voltage and Vcc is the DC voltage. The generator with voltage
Eg and impedance Zg produces the signal to be amplified. Ludwig and Bogdanov state in
their book [4, pp. 19-25] that an inductor works as the RF choke (RFC), while a capacitor
works as the DC block (DCB) at high-frequencies. Hence, when an amplifier operates
in RF frequency range, the inductors L1 and L2 are connected to the base and collector
respectively, while the capacitors C1 and C2 are used to prevent the DC current from
leaking to source and load. The latter is described by the load impedance ZL.
Regarding Ludwig [4, pp. 486-487], the main characteristics that affect the perfor-
mance of an amplifier are:
• Gain (dB);
• Operating frequency and bandwidth (Hz);
• Output power (dBm);
• DC operating point;
• Noise figure (dB);
• Input and output reflection coefficients.
In addition to this, it is necessary to take into account the effects, which negatively
influence the amplifier parameters, such as gain compression, harmonic distortion, in-
termodulation distortion (IMD), cross modulation and heating. Gain compression is the
nonlinear phenomenon that is difficult to predict accurately, and accordingly, is consid-
ered in this work.
2.1.2 Gain compression in high-power amplifiers
Pozar states [9, pp. 511-513] that due to the noise effects all realistic components are
not ideally linear at low signal levels. These nonlinearities are negligible and it is usually
assumed that an electrical device operates linearly. However, such assumptions cannot be
adopted at high signal levels. Note, that for active components, such as transistors, these
nonlinearities can be caused by gain compression. Let us consider the gain compression
phenomenon in detail that will be useful for further discussions of BJT amplifiers.
The operation mode of the BJT, which is expressed by minimum and maximum re-
alistic power range, can be divided into two regions: linear and nonlinear. Regarding to
Ludwig [4, pp. 540-542], Pozar [9, pp. 511-513] and Kazimierczuk [10, pp. 27-28], the
typical relationship between output Pout and input Pin powers is presented on a log-log
scale in Figure 5. The characteristics of the ideal linear amplifier is presented by the
straight line. In the linear region the output power Pout rises proportionally to the input
power Pin incrementation. Then the output power reaches the point of the so-called power
saturation, causing a gain compression. This region is specified as the nonlinear. The
6point in nonlinear region at which the output power level decreases by 1 dB from the
ideal characteristic is called the 1 dB compression point and it is expressed by Pout,1dB
for amplifiers (and Pin,1dB for mixers). The linear region is usually specified by the dy-
namic range dR, which is the region between 1 dB compression point and the minimum
detectable power Pout,min.
dBmPout ,
dBmPin ,
dBinP 1,
dBoutP 1,
dB1
min,outP
Rd
Figure 5: Power saturation.
The prediction of power saturation (or the gain compression) can be done by a num-
ber of methods, such as CAD simulations, statistical analytical models and others, and
nowadays it is a topical problem.
2.2 Transistor models
The design of an amplifier is usually done with the help of the so-called equivalent
circuit models of the transistor. These circuit models show the internal structure of the
transistor and they are formed for alternating currents (AC) and voltages. As it is said
in [4, p. 367], a number of large- and small-signal transistor models were developed
during the past years. The large-signal model implies a common analysis used in electrical
engineering, which assumes that the AC signals have high amplitude to produce nonlinear
phenomena. The small-signal model assumes that the signals (voltages and currents) are
small enough to use a linear circuit AC analysis techniques [7, p. 796].
The most known transistor models are the Ebers-Moll [11] and the Gummel-Poon [12]
circuit models. These models characterize low-frequency and RF modes of operation,
respectively. The so called hybrid-pi small-signal model was developed from the large-
signal Ebers-Moll circuit model, which consists of linear capacitors and resistances, and
voltage-controlled current source expressed by transconductance gm [7, pp. 799-802], [8,
pp. 208-223], [4, pp. 367-388].
72.2.1 Large-signal model
The Ebers-Moll model [11] is a widely used large-signal model, which was introduced
in 1954. This model takes into account essential phenomena, including a current flow
through the p−n junction. Its scheme is shown in Figure 6 [4, pp. 367-370]. Each p−n
base
emitter emitter
collector
 
 
bI cI
FI
FFI
RRI
RI
bev cev
+ +
- -
Figure 6: Static large-signal Ebers-Moll circuit model.
junction is presented by the diodes connected in forward and reverse polarity, and their
interaction is denoted by the current-controlled current sources. Regarding [8, pp. 208-
213] the transistor model is based on the Ebers-Moll equations that describe the large-
signal characteristics of an ideal BJT
Ie = αRIR− IF , (1)
Ic = αF IF − IR, (2)
where αR and αF are the reverse and forward current gains. The diode currents IR and IF
are expressed below, respectively
IR = Ics
(
evbc/vT −1
)
, (3)
IF = Ies
(
evbe/vT −1
)
. (4)
The reverse collector Ics and emitter Ies saturation currents relate to the transistor sat-
uration current Is in the following way
Is = αF Ies = αRIcs. (5)
The converted static Ebers-Moll model into the dynamic form is presented in Figure 7.
The details on conversion of the static model into dynamic one are presented in Ludwig’s
book [4, pp. 367-373]. Note that the large-signal model characterizes the major processes
in BJT. However, it cannot examine a number of phenomena exist in real transistors, such
as a presence of emitter, base and collector resistances, an influence of the base-collector
8emitter emitter
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Figure 7: Dynamic large-signal Ebers-Moll model.
voltage on the saturation current Is (Early effect) and an alteration of the base width when
the collector voltage varies.
2.2.2 Small-signal hybrid-pi model
According to Ludwig [4, pp. 376-380] the small-signal model was derived from the
Ebers-Moll large-signal model by linearizing it. This linear small-signal hybrid-pi model
is presented in Figure 8. As can be seen in Figure 8, the collector current source is replaced
by the voltage-controlled current source, which is specified by the transconductance gm
and the input voltage vpi . Moreover, the introduced resistance rµ and the capacitor Cµ
make the model more realistic taking into account the so-called Miller effect.
emitter emitter
collector
er
base
b
vgmC
crbr c
e
C
r v
+
-
 
0r
r
Figure 8: Small-signal hybrid-pi Ebers-Moll BJT model.
This model serves for evaluation of small-signal parameters by expanding the input
voltage VBE and output current IC near the bias point in terms of the small AC voltage vbe
and collector current ic
VBE =V
Q
BE + vbe, (6)
IC = I
Q
C + ic, (7)
where current ic is a multiplication of transconductance gm and voltage vbe.
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bemvgrbev
+
-
 
0r cev
+
-
Figure 9: Simplified hybrid-pi small-signal model.
Due to a high complexity of the small-signal model (Figure 8), the simplified hybrid-
pi model demonstrated in Figure 9 is commonly used in analysis [7, pp. 801-802]. Both
Jaeger [7, pp. 801-802] and Ludwig [4, pp. 377] exploit the following parameters for
defining the simplified small-signal hybrid-pi model
• transconductance1 gm
gm =
dIC
dVBE
∣∣∣∣
Q
, (8)
• small-signal current gain β0 at operating point
β0 =
dIC
dIB
∣∣∣∣
Q
, (9)
• input resistance rpi
rpi =
β0
gm
, (10)
• output resistance r0 at operating point
r0 =
dVCE
dIC
∣∣∣∣
Q
=
VA
IQC
, (11)
where VA is the Early voltage.
Despite its simplicity the generic hybrid-pi model (Figure 9) allows covering the most
essential phenomena: the linearity of resistors rpi and r0, the Early effect and the relation
between transconductance gm and the input voltage vbe. However, at high frequencies the
model cannot be applied to predict the nonlinear behavior of BJT due to the following
reasons described below.
Let us consider a harmonic small-signal
vbe(t) = vˆbe sin(ωt), (12)
where the base-emitter voltage vbe(t) with the amplitude vˆbe is superimposed on the bias
1The prefix trans in definition comes from the dependancy of an output upon the input [13, pp. 619-
620]– [14, p. 109].
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voltage, and the collector current ic(t) for low amplitudes of vˆbe is
ic(t)≈ gmvˆbe sin(ωt). (13)
Note that with a rise of the voltage vˆbe, the collector current ic increases until the BJT
starts saturating. In case when the base-emitter voltage vbe drops, the collector current ic
decreases until the BJT is in a cut-off mode. Hence, the collector current ic is limited or
in other words is clipped for large values of vˆbe, therefore, it imposes a constraint on the
nonlinearity of the BJT. Moreover, there is a huge difference in phases between current ic
and voltage vbe at high frequencies.
By examining the relation between voltage vˆbe and collector current ic, it can be con-
cluded that the constant transconductance gm in the simplified hybrid-pi model is not tak-
ing into account the major phenomena, including clipping and phase difference. This
problem is overcome in a quasi-linear model, which is described in the next subsection.
2.2.3 Quasi-linear transistor model
The quasi-linear transistor model presented in Figure 10 is the state-of-the-art ap-
proach developed in [5] and [6]. Its quasi-linearity is described by a number of linear
components, including resistances rpi and r0, shunt base-emitter Cbe and collector-emitter
Cce capacitances, and a series connected Cbc that takes into account the Miller effect, and
one nonlinear component known as transadmittance ym.
In this quasi-linear transistor model the nonlinear transadmittance phasor
ym = |ym (vˆbe) |e jφ , (14)
substitutes the transconductance gm that allows using it at high frequencies. Indeed, the
transadmittance magnitude |ym(vˆbe)| is a decreasing function of input voltage amplitude
vˆbe , while the phase angle φ specifies the phase difference between current ic and base-
emitter voltage vbe.
Let us derive the empirical transadmittance function for further analysis of the model.
rbeС
bcС
ceС0rbemvy
 
base
emitter emitter
collector
bev
+
-
Figure 10: Quasi-linear transistor model used in the power saturation analysis.
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For small input amplitudes of voltage vˆbe the transadmittance is constant and it is defined
|ym (vˆbe) |= |ym0|. (15)
For large amplitudes of vˆbe the signal is no longer sinusoidal and as a result clipping
appears, which leads to occurrence of the input frequency harmonic components. More-
over, the collector current amplitude iˆc does not rise. Hence, it reaches its maximum iˆc,max
and the transadmittance magnitude becomes
|ym (vˆbe) |= iˆcvˆbe =
iˆc,max
vˆbe
. (16)
As far as ic,max is constant, the transadmittance magnitude is inversely proportional to
the input voltage vˆbe. Thus, the transadmittace for small and large amplitudes vˆbe can be
specified
|ym (vˆbe) |=
|ym0|, if vˆbe ≤
iˆc,max
|ym0|
iˆc,max
vˆbe
, if vˆbe >
iˆc,max
|ym0| .
(17)
The empirical equation that combines two cases from (17) is defined
|ym(vˆbe)|= |ym0|(
1+
(
vˆbe|ym0|
iˆc,max
)r)1/r , (18)
where the empirical parameter r > 0 adjusts the curve near vˆbe =
iˆc,max
|ym0| , as can be seen in
vˆbe
|y m
(vˆ
b
e
)|
r=1
r=2
r=3
r=5 r=9
iˆc,max
|ym0|
|ym0|
0 vˆbe
Figure 11: Smooth transadmittance functions (18) with different r values (solid lines).
The piecewise transadmittance function (17) (dashed line).
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Figure 11.
Note that the function (17) can be easily derived from (18). Indeed, at small values
of vˆbe the function becomes |ym(vˆbe)| ≈ |ym0|, whereas for large values of vˆbe it can be
simplified to
|ym(vˆbe)|= |ym0|((
vˆbe|ym0|
iˆc,max
)r)1/r = iˆc,maxvˆbe . (19)
To summarize, the quasi-linear transistor model is a transformed version of the hybrid-
pi small-signal model. The usage of transadmittance ym instead of transconductance gm
allows taking into account the phase difference between the collector current and the
base-emitter voltage. This difference is denoted by the phase angle φ . The voltage-
controlled current source is specified by the input voltage vˆbe and the nonlinear complex
transadmittace ym = |ym|e jφ , which magnitude |ym| is amplitude dependent, while other
model components are linear. The evaluated quasi-linear transistor model is going to be
used in the further power saturation analysis.
2.3 Research goals
The quasi-linear transistor model is a logical improvement of the small-signal hybrid-
pi model, which has shown an excellent performance in oscillation analysis [5] – [6]. Its
sufficiency at high frequencies makes it an ideal candidate for an amplifier design. How-
ever, it has never been used for amplifier analysis and prediction of power saturation in
BJT. The major goal of this research is to attest the applicability of the quasi-linear transis-
tor model to amplifier design and to verify the accuracy of the model in power saturation
analysis. Therefore, the research is divided into three parts: measurements, quasi-linear
analysis of power saturation (analytical model) and simulations. The accuracy and rele-
vancy of the quasi-linear modeling is proved by obtaining the given approximate behavior
of the power saturation curves shown in Figure 12. Let us go through the minor goals in
dBmPL ,
dBmPin ,
ADS
simulations
Measurements
Analytical model 
using  bem vy ˆ
Figure 12: Research task.
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more detail.
Firstly, we aim to measure the scattering S-parameters with frequency sweep that
will be used as input in the quasi-linear model. For this reason six different BJT types
(PN3563, NTE108, 2N5179, 2N5079, BFW16, BF959) are tested at the operating fre-
quency f = 100 MHz and the bias point VQCE = 5 V, I
Q
C = 20 mA. The measured S-
parameters with power sweep are used to create the realistic power saturation curves.
Moreover, a transadmittance magnitude |ym0|, current ic,max and empirical parameter r are
evaluated for further analytical usage. At last, the accuracy of measurements is verified
by comparing the S-parameters with frequency and power sweeps at the user-specified
point ( f = 100 MHz and P=−20 dBm).
Secondly, we would like to perform the quasi-linear-based analytical modeling and for
this reason the elements of the model (Cbe, rpi , Cbc, ym0, r0, Cce) and voltage vˆbe are to be
derived from the measured S-parameters. Accordingly, the transadmittance |ym(vˆbe)| (18)
is obtained using the measured collector current ic,max, empirical parameter r and mea-
sured transadmittance ym0. Lastly, the power at the load PL is determined as a function of
input power Pin.
Thirdly, the simulation procedure is done using the Agilent Advanced Design System
(ADS) 2009 software. The simulations are to be performed based on the electrical scheme
presented in Figure 4 and the power saturation curves are obtained.
To summarize it up, the accuracy and relevance of the suggested quasi-linear analyti-
cal model can be proved comparing the simulated, measured and modeled power satura-
tion curves.
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3 Measurements
The measurement procedure of the large-signal S-parameters is described in this Sec-
tion. Firstly, the detailed calibration procedure of the network analyzer (NA) Hewlett
Packard (HP) 8722D is presented. Secondly, the measurement setup is shown and thirdly,
the component placement is discussed. The mentioned NA allows performing measure-
ments in two modes: with frequency and power sweep. So the procedures of S-parameter
measurements with frequency and power sweeps are considered and related graphs and
tables are shown.
3.1 Calibration Procedure
The calibration procedure, which removes undesired effects of cable interconnection,
has to be done before each type of the measurements with frequency and power sweeps.
Moreover, the calibration differs slightly for the selected component placement, the two
types of which are presented in Figure 13. Let us define acronyms for the first and sec-
ond component placements as CP1 and CP2, respectively. Several compact component
placements are considered due to the fact that a more compact disposition leads to better
measurement results, e.g. the higher output power.
As can be seen from calibration algorithm, which is presented in Figure 14, the NA
has to be warmed up for about 30 minutes after switching it on [16] –[18]. Then, the
breadboard, on which the device under test (DUT) is placed, is connected to the NA.
The next step is to set up the settings of the NA that vary for frequency and power
sweeps. In this thesis the following settings are selected as the ones that are commonly
used in RF electronics (Table 3).
Note that in the algorithm (Figure 14) the physical buttons of the NA are presented in
quotation marks, e.g. the button “Start”, while the functional buttons that are displayed in
NA’s display menu are defined using the @ sign, e.g. @POWER@. In addition to this,
the calibration is no longer accurate if any settings are changed during the measurements.
(a) Component placement 1 (CP1). (b) Component placement 2 (CP2).
Figure 13: Variants of the component placement on the breadboard.
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Table 3: The list of the amplifier electrical components.
Scenario Values Description
Frequency sweep P=−20 dBm output power of the NA
fstart = 99.9 MHz start frequency
fstop = 100.1 MHz stop frequency
Power sweep f = 100 MHz operating frequency
Pstart =−20 dBm start power
Pstop =−1 dBm stop power
After pushing the calibration button “CAL”the calibration kit has to be selected in
the opened menu. Usually, the standard manufacturer calibration kits that comprise dif-
ferent connectors functioning as short, open and other circuits are used [15, pp. 89-99].
However, the DUT in these measurements is an amplifier, which consists of a number
of elements placed on the breadboard. Hence, the calibration should be done using the
breadboard (@USER KIT@ is selected) instead of the standard calibration kit.
An amplifier that is known to be a two port network requires the full two-port calibra-
tion procedure. For this reason the breadboard is connected to the NA using the so-called
SOLT (Short-Open-Load-Through) connection, which is presented in Figure 15 for CP1
and in Figure 16 for CP2, where cables are connected to the two ports of NA: Port 1 and
Port 2, respectively.
The first step in the full two-port calibration is a reflection calibration, which con-
sists of an open, short and load calibrations that are further described in detail. Firstly,
the breadboard is connected to the NA as an open circuit. As it was mentioned earlier,
(a) Open. (b) Short.
(c) Load. (d) Through.
Figure 15: The breadboard SOLT set for calibration (CP1).
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(a) Open. (b) Short.
(c) Load. (d) Through.
Figure 16: The breadboard SOLT set for calibration (CP2).
the calibration procedure differs slightly for different component placements that results
in two different connections presented in Figure 15a and Figure 16a. When an open
circuit is connected the forward and reverse calibrations are done by pressing @FOR-
WARD:OPEN@ and @REVERSE:OPEN@ buttons. Secondly, the short circuit is con-
nected to the NA as it is shown in Figure 15b and Figure 16b for CP1 and CP2, respec-
tively. Then, the forward and reverse calibrations are set by pushing the functional buttons
@SHORT@. Thirdly, we conclude the reflection calibration procedure by connecting the
load circuit in a way demonstrated in Figure 15c for CP1 and Figure 16c for CP2. The
functional buttons @LOAD@ are pushed both for forward and reverse calibrations. It
is worth mentioning that the NA HP 8722D offers three modes for the load calibration:
“broadband”, “sliding” and “lowband” and the first one is selected for the given scenario.
The second step in a full two-port calibration is a transmission calibration. The bread-
board is connected as a through element to the NA presented in Figures 15d, 16d for
CP1 and CP2, respectively. Next, the transmission calibration is done automatically after
pushing the functional button @DO BOTH FWD + REV@ in calibration menu.
The last step in calibration is the isolation that is omitted by pushing the functional
button @OMIT ISOLATION@, as can be seen in Figure 14. Next, the button @DONE 2-
PORT CAL@ is selected and the NA starts computing the calibration coefficients. After
that the full-two port calibration is completed and the NA is prepared for measuring the
scattering S-parameters of the DUT.
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3.2 Measurement setup and component placement
In order to find the scattering S-parameters of the DUT using the network analyzer,
the following measurement setup presented in Figure 17 is required. Note that the settings
for both frequency and power sweeps were discussed in calibration procedure and they
can be also seen in Figure 17 in the block “Network Analyzer”.
DC 
Generator
TL3035
Vcc = 5V, IDC= 20 mA
Dual Display 
Multimeter
Fluke 45
 
Network Analyzer
Hewlett Packard 8722D
Port 1 Port 2
DUT
BJT Amplifier
PN3563, 2N5179, 2N5109, 
NTE108, BFW16, BF959
In Out
VCCGND
I=20.00 mA
Freq sweep
f=99.9 MHz...100.1 MHz
P=-20 dBm
Power sweep
P=-20 dBm…-1 dBm
fcw=100 MHz
Figure 17: The S-parameter measurement setup.
Figure 17 shows that the input and output ports of the DUT are connected to the NA
through the Port 1 and Port 2, respectively. The list of the electrical components that
are used in amplifier design is presented in Table 4, while the electrical scheme of the
amplifier is demonstrated in Figure 4. As it was mentioned earlier we used two compact
component placements CP1 and CP2 (Figure 13a and 13b). The reason for this is that
the operating frequency f = 100 MHz is in RF range and, therefore, the more compact
component placement leads to less electromagnetic losses. As a result, the component
placement that achieves higher gain (S21) of an amplifier will be considered in an analyt-
ical modeling in Chapter 4.
The DC generator TL3035 allows setting the bias point of an amplifier (DUT). It
produces the voltage VCC = 5 V and the DC current IDC = 20 mA, which comes to DUT
through the Dual Display Multimeter Fluke 45. The value of the current IDC is shown
Table 4: The list of the amplifier electrical components.
Component Value Specification Note
C1 390 pF 1830 B6 n39 J 100 DCB
C2 390 pF 1830 B6 n39 J 100 DCB
L1 2.2 µH - RFC
L1 2.2 µH - RFC
Rb & Rc - T93 VB 20K 10% potentiometer
BJT DC bias: PN3563, 2N5179, 2N5109, -
VCC = 5 V, IDC = 20 mA NTE108, BFW16, BF959
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at the display for comfort bias point controlling, while tuning the potentiometer that is
incorporated in amplifier.
3.3 S-parameter measurements: frequency sweep
The measuring of the large-signal S-parameters with frequency sweep is implemented
by using the settings declared in Table 3. By considering an extremely narrow bandwidth
∆ f = 0.2 MHz we assure that the measured S-parameters represent accurate values at one
point, i.e. at a certain frequency and a certain power level. We further measure the S-
parameters for both component placements CP1 and CP2 using six different types of BJT
presented in Table 4. Moreover, several transistors of the same type are tested to improve
the overall accuracy of the measurements.
The universal method of S-parameter evaluation is the Smith Chart that allows vi-
sualizing the obtained results for the selected frequency range. We used the program
Agilent Advanced Design System (ADS) 2009 to read in the measurement information
and plot the S-parameters on the Smith Chart. Note that the markers are set at the point
f = 100 MHz for every S-parameter S11, S12, S21 and S22. Figure 18 demonstrates the
obtained S-parameter presentation on the Smith Chart for transistor PN3563 and com-
ponent placement CP1. The measured values of S-parameter magnitudes and phases for
nine transistors of type PN3563, and their average values are presented in Table 5.
Figure 18: Measured S-parameters for BJT PN3563, CP1.
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Then the measurement procedure is repeated for nine transistors of the same type
using CP2. The values of the magnitudes and phases are presented in Table 6.
The S-parameters of a number of transistors specified by the parameter N are found for
the rest five BJT types and both component placements CP1 and CP2. The average values
of magnitudes and phases are demonstrated in Table 7. As can be seen from Tables 5–7,
the gain (|S21|) of the measured transistors for CP2 is at least 1 dB higher compared to
CP1. Hence, we conclude that the component placement CP2 is more compact than CP1,
leads to less electromagnetic losses.
Table 5: Measured S-parameters of nine PN3563. CP1, f = 100 MHz, P=−20 dBm.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
1 0,440 -39,066 0,152 70,846 3,153 77,119 0,626 -33,019
2 0,432 -38,822 0,148 70,531 3,143 76,987 0,626 -32,579
3 0,435 -38,212 0,149 71,289 3,114 77,517 0,629 -32,650
4 0,388 -36,750 0,143 73,720 3,152 76,817 0,636 -33,789
5 0,430 -38,664 0,147 71,513 3,172 76,914 0,623 -32,862
6 0,431 -37,804 0,144 71,955 3,144 77,094 0,631 -32,623
7 0,433 -37,394 0,145 71,739 3,133 77,153 0,627 -33,073
8 0,426 -38,526 0,151 71,865 3,112 77,051 0,629 -32,458
9 0,427 -38,097 0,146 73,907 3,127 77,085 0,635 -32,632
AVERAGE 0,427 -38,148 0,147 71,929 3,139 77,082 0,629 -32,854
Table 6: Measured S-parameters of PN3563. CP2, f = 100 MHz, P=−20 dBm.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
1 0,345 -93,577 0,126 68,102 4,417 86,819 0,383 -26,896
2 0,342 -94,556 0,122 71,710 4,372 86,331 0,384 -27,003
3 0,336 -95,946 0,124 69,414 4,390 86,276 0,383 -26,449
4 0,305 -103,526 0,120 71,175 4,369 86,810 0,395 -28,704
5 0,335 -93,288 0,122 68,991 4,338 86,147 0,393 -26,758
6 0,327 -91,150 0,125 69,921 4,300 85,924 0,394 -26,180
7 0,338 -92,514 0,131 70,952 4,335 86,047 0,394 -26,333
8 0,326 -93,763 0,129 71,295 4,288 85,959 0,398 -25,605
9 0,334 -96,043 0,124 68,889 4,344 86,308 0,391 -26,085
AVERAGE 0,332 -94,929 0,125 70,050 4,350 86,291 0,391 -26,668
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Table 7: Measured S-parameters of NTE108, f = 100 MHz, P=−20 dBm.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
NTE108
CP1
1 0,426 -40,165 0,154 69,107 3,008 75,898 0,626 -33,950
2 0,400 -40,848 0,151 71,997 3,023 75,059 0,630 -33,356
AVERAGE 0,413 -40,507 0,153 70,552 3,016 75,479 0,628 -33,653
CP2
1 0,336 -94,777 0,135 67,283 4,076 85,032 0,399 -27,135
2 0,324 -98,535 0,130 68,482 4,100 84,458 0,401 -26,830
AVERAGE 0,330 -96,656 0,133 67,883 4,088 84,745 0,400 -26,983
BF959
CP1
1 0,413 -30,739 0,142 74,255 3,806 77,674 0,596 -31,765
2 0,423 -30,610 0,143 72,273 3,795 77,452 0,594 -31,724
AVERAGE 0,418 -30,675 0,143 73,264 3,801 77,563 0,595 -31,745
CP2
1 0,281 -112,173 0,110 72,504 5,699 86,660 0,273 -24,543
2 0,273 -108,037 0,111 72,442 5,687 86,835 0,264 -25,880
AVERAGE 0,277 -110,105 0,111 72,473 5,693 86,748 0,269 -25,212
BFW16
CP1
1 0,351 -22,303 0,157 79,283 3,217 78,280 0,549 -11,062
2 0,322 -21,945 0,160 78,579 3,331 77,876 0,530 -10,692
3 0,269 -23,633 0,161 80,396 3,188 76,950 0,538 -10,568
AVERAGE 0,314 -22,627 0,159 79,419 3,245 77,702 0,539 -10,774
CP2
1 0,350 -146,580 0,131 71,231 4,584 79,896 0,127 -40,095
2 0,325 -149,318 0,135 70,497 4,570 78,899 0,121 -27,534
3 0,379 -158,507 0,121 72,565 4,403 78,145 0,123 -33,595
AVERAGE 0,351 -151,468 0,129 71,431 4,519 78,980 0,124 -33,741
2N5179
CP1 0,454 -30,657 0,144 73,497 3,744 78,605 0,608 -31,211
CP2 0,371 -156,452 0,12 73,196 4,47 78,437 0,129 -28,987
2N5109
CP2 0,371 -156,452 0,12 73,196 4,47 78,437 0,129 -28,987
3.4 S-parameter measurements: power sweep
This section presents the measurement results of S-parameters measured with power
sweep (the settings are declared in Table 3), which is particularly useful for investigating
the power saturation (or gain compression) effects [15, pp. 294-295]. Although the NA
HP 8722D uses the default power ranges, such as P=−40...−25 dBm or P=−25...−
5 dBm, it is possible to set a power sweep in the NA manually. In this thesis we are
interested in the widest power range that starts from Pstart = −20 dBm. During the gain
compression measurements we empirically found out that the actual maximum value of
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Figure 19: Ideal and real measured compression curves.
Pstop = −1 dBm when Pstart = −20 dBm, as can be seen in Figure 19. Note that the NA
guides [16], [17] specify the maximum output power of NA Pstop = 5 dBm.
An example of the measured S11, S12, S21 and S22 parameters of a transistor of the
type PN3563 plotted on the Smith Chart is presented in Figure 20. As can be seen in
Figure 20, markers are set at the point P = −20 dBm (NOTE: the ADS 2009 uses the
default form “freq=-20 Hz”, which has to be interpreted as “power=-20 dBm”). The
measured values of S-parameter magnitudes and phases for component placement CP1 at
the point P=−20 dBm and operating frequency f = 100 MHz are presented in Table 8.
The measured magnitudes and phases of S-parameters using CP2 are shown in Table 9.
On comparing the values of |S21| taken from Table 8 and Table 9 we repeatedly ascertain
that the component placement CP2 with higher magnitude value has less electromagnetic
losses.
Figure 20: Measured S-parameters of one PN3563 with power sweep. CP2, f = 100 MHz,
P=−20...−1 dBm.
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Table 8: Measured S-parameters of PN3563. CP1, P=−20 dBm, f = 100 MHz.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
1 0,428 -40,950 0,162 69,784 3,125 77,448 0,605 -33,363
2 0,419 -41,223 0,161 71,402 3,132 77,343 0,602 -33,041
3 0,424 -40,194 0,154 72,484 3,129 77,512 0,609 -32,920
4 0,380 -39,557 0,151 71,969 3,133 77,470 0,617 -32,944
5 0,422 -41,211 0,156 71,183 3,154 77,166 0,604 -33,130
6 0,423 -40,649 0,153 71,178 3,129 77,320 0,611 -33,000
7 0,420 -39,764 0,153 72,030 3,118 77,431 0,607 -32,961
8 0,419 -39,612 0,153 72,477 3,104 77,518 0,611 -32,568
9 0,412 -40,280 0,153 70,702 3,115 77,074 0,610 -32,968
AVERAGE 0,416 -40,382 0,155 71,468 3,127 77,365 0,608 -32,988
Table 9: Measured S-parameters of PN3563. CP2, P=−20 dBm, f = 100 MHz.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
1 0,334 -92,971 0,127 69,840 4,392 87,260 0,382 -26,148
2 0,328 -93,374 0,124 68,781 4,348 87,136 0,389 -25,803
3 0,334 -94,512 0,124 68,219 4,355 87,121 0,395 -26,167
4 0,296 -100,450 0,121 71,426 4,340 87,214 0,396 -26,778
5 0,329 -91,686 0,127 70,950 4,339 86,904 0,396 -25,585
6 0,331 -92,988 0,130 70,762 4,321 86,930 0,400 -25,158
7 0,333 -91,666 0,124 68,900 4,327 86,526 0,389 -25,550
8 0,324 -92,985 0,124 70,195 4,316 86,621 0,397 -25,707
9 0,331 -94,799 0,122 70,101 4,326 86,998 0,394 -25,357
AVERAGE 0,327 -93,937 0,125 69,908 4,340 86,968 0,393 -25,806
The gain compression curves obtained by the NA represent the equivalent form of the
power saturation [15, pp. 301-302]. Figure 21 presents the family of gain compression
curves for component placement CP2 of nine transistors of type PN3563.
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Figure 21: Family of gain compression curves. BJT PN3563, component placement CP2.
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We further would like to derive the transadmittance ym0 from the measured
S-parameters by using the following detailed steps:
1. the measured values of S-parameter magnitudes and phases are written in txt-files
by exporting them from ADS 2009;
2. values from txt-files are read in MATLAB and average values for S-parameter mag-
nitudes and phases are formed for a number of transistors of the selected type
(e.g. PN3563);
3. the S-parameters in an angular form are transformed to a complex form and further
converted to Y -parameters using the MATLAB RF Toolbox function s2y(S, Z0),
where S - is the 2×2 matrix that contains the S-parameters and Z0 is a characteristic
impedance Z0 = 50 Ω;
4. the transadmittance ym0 is calculated
ym0 = Y21−Y12, (20)
where Y21 and Y12 are the elements of Y -matrix;
5. the voltage vbe is calculated
vbe =
√
2
∣∣∣∣ ZinZin+Z0
∣∣∣∣√4PavgZ0, (21)
where Pavg is equal to the NA output power P=−20...−1 dBm and impedance Zin
is found
Zin = Z0
1+S11
1−S11 . (22)
6. at last, the transadmittance ym0 is plotted as a function of voltage vbe (Figure 22).
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Figure 22: Transadmittance ym0 as a function of voltage vbe for BJT PN3563.
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The S-parameters of a number of transistors specified by the parameter N are found for
the rest five BJT types and both component placements CP1 and CP2. The average values
of magnitudes and phases are demonstrated in Tables 10 – 14. The gain compression
curves along with the transadmittance ym0 behaviors are presented in the following pages
in Figures 23 – 27.
Table 10: Measured S-parameters of NTE108 for component placements CP1 and CP2.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
CP1
1 0,416 -41,627 0,162 69,443 2,980 75,958 0,613 -34,182
2 0,398 -42,821 0,160 69,267 2,996 75,328 0,608 -33,936
AVERAGE 0,407 -42,224 0,161 69,355 2,988 75,643 0,611 -34,059
CP2
1 0,327 -93,089 0,135 70,266 4,043 85,602 0,407 -25,449
2 0,316 -98,043 0,132 69,763 4,060 84,776 0,406 -25,487
AVERAGE 0,322 -95,566 0,134 70,015 4,052 85,189 0,407 -25,468
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Figure 23: Measurement results for BJT NTE108: (a) the gain compression curves; (b)
the transadmittance ym0(vbe) behavior.
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Table 11: Measured S-parameters of BF959.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
CP1
1 0,400 -32,716 0,145 73,862 3,782 77,788 0,571 -31,961
2 0,408 -31,325 0,149 72,527 3,783 77,788 0,579 -32,357
AVERAGE 0,404 -32,021 0,147 73,195 3,783 77,788 0,575 -32,159
CP2
1 0,267 -109,415 0,112 73,526 5,623 87,352 0,283 -22,631
2 0,269 -108,293 0,108 73,521 5,691 87,571 0,272 -23,704
AVERAGE 0,268 -108,854 0,110 73,524 5,657 87,462 0,278 -23,168
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Figure 24: Measurement results for BJT BF959: (a) the gain compression curves; (b) the
transadmittance ym0(vbe) behavior.
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Table 12: Measured S-parameters of BFW16, component placement CP2.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
1 0,298 -138,901 0,142 68,872 4,359 79,593 0,177 -31,832
2 0,366 -152,370 0,120 71,940 4,724 80,739 0,088 -34,341
AVERAGE 0,330 -147,574 0,133 71,117 4,549 80,255 0,154 -32,705
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Figure 25: Measurement results for BJT BFW16: (a) the gain compression curves; (b)
the transadmittance ym0(vbe) behavior.
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Table 13: Measured S-parameters of 2N5179.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
CP1 0,439 -32,036 0,153 71,54 3,739 78,669 0,582 -31,459
CP2 0,345 -94,937 0,118 72,397 5,606 88,882 0,294 -27,007
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Figure 26: Measurement results for BJT 2N5179: (a) the gain compression curve; (b) the
transadmittance ym0(vbe) behavior.
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Table 14: Measured S-parameters of 2N5109.
N |S11| ∠S11 |S12| ∠S12 |S21| ∠S21 |S22| ∠S22
CP2 0,371 -156,452 0,120 73,196 4,470 78,437 0,129 -28,987
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Figure 27: Measurement results for BJT 2N5109: (a) the gain compression curve; (b) the
transadmittance ym0(vbe) behavior.
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Figure 28 shows the measured magnitudes of transadmittances of all tested transis-
tors (presented in color), while the solid black curves are plotted using the least squares
fitting [20, pp. 577-590] in the software environment “R” [21].
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Figure 28: The measured |ym0| (symbols) vs. vbe and the fitted functions (solid lines) of
the measured transistors at bias point IQC = 20 mA, V
Q
CE = 5 V.
The procedure of finding the fitted curves by means of the least squares method is
described in detail in the following steps:
1. the measured values of transadmittance magnitudes and voltage vbe are imported to
the “R” as vectors;
2. the function nls is used for the least squares fitting, which input parameters com-
prise the following empirical equation of transadmittance
|ym(vbe)|= |ym0|(
1+
(
vbe|ym0|
ic,max
)r)1/r , (23)
and the initial user-specified values of the transadmittance |ym0| = 0.1 S, current
ic,max = 40 mA and the empirical parameter r = 2. The output of the function
contains the target coefficient values of |ym0|, ic,max, r. Results for all measured
transistors are presented in Table 15;
3. on plugging the values of |ym0|, ic,max, r into the equation (23) the fitted curves are
constructed (solid black curves in Figure 28).
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Table 15: The evaluated values of |ym0|, ic,max and r.
N Transistor type |ym0| mS ic,max mA r
1 2N5109 131.64 43.04 3.37
2 BFW16 125.06 38.41 3.99
3 BF959 123.52 30 3.62
4 2N5179 114.66 27.51 3.65
5 PN3563 87.59 28.84 2.29
6 NTE108 82 33.71 1.89
In this thesis the accuracy of the measurements plays an essential role and can be veri-
fied by comparing the S-parameters with frequency and power sweeps. We state that their
tolerance that do not exceed 10% corresponds to the relevant measurement results. In-
deed, as can be seen in Tables 5 – 14 the given condition is fulfilled. Moreover, the power
saturation graphs for transistor PN3563 are constructed for both power and frequency
sweeps according to two types of component placements. As can be seen in Figure 29,
the power saturation curves with power and frequency sweeps for the selected component
placement are almost identical that assures the reliability of the measurement setup in an
illustrative way. In addition to this, the difference between power saturation curves from
different component placements is about 3 dBm that allows evaluating the role of com-
pact electrical scheme on the breadboard. Thus, the measured S-parameters for CP2 will
be used for further analytical modeling.
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Figure 29: The power saturation graphs for BJT PN3563 for CP1 and CP2 both for fre-
quency and power sweeps.
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Figure 30: The power saturation curves of all measured transistors.
At last, the power saturation curves of all measured transistors for CP2 and power
sweep are presented in Figure 30. The obtained results are used in the following analytical
modeling presented in Chapter 4 and in Chapter 6, where the comparative analysis is held.
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4 Quasi-linear analytical modeling
This chapter presents the power saturation analysis in BJT using the quasi-linear tran-
sistor model discussed in Section 2.2.3. Firstly, the extraction of the circuit element values
of the quasi-linear transistor model is described for the selected transistor type PN3563.
Secondly, the base-emitter voltage vˆbe and the transadmittance ym are obtained from the
measured S-parameters (Chapter 3) and, thirdly, the evaluation of the load power PL is pre-
sented using the nodal analysis. Lastly, both the transadmittance magnitude |ym(vˆbe)| as
a function of voltage vˆbe and the power saturation curves are constructed for six different
types of BJT.
4.1 Circuit element values extraction
The amplifier (Figure 4) can be analyzed using the quasi-linear transistor model
demonstrated in Figure 31. Here, the generator is specified by the voltage source Eg and
the resistance Rg = 50 Ω, whereas the load is denoted by the resistance RL = 50 Ω. The
characteristic impedance Z0 of the quasi-linear model is assumed to be equal to 50 Ω.
The available power of a generator is the maximum power it can deliver to a load when
the load impedance is to be freely selected. The expression for available power from the
source in watts (W) is
Pav =
|E2g |
4Re(Zg)
=
|E2g |
4Rg
, (24)
from which Eg is determined
Eg =
√
4PavRg. (25)
Let us use the average values of the measured S-parameters for PN3563 with fre-
quency sweep (Table 6) to express the transistor model (26). According to the measure-
ment results (Chapter 3) the S-parameters both with frequency and power sweeps can be
considered for the model description.
S11 = 0.332∠−94.9◦
S12 = 0.125∠70.05◦
S21 = 4.35∠86.3◦
S22 = 0.391∠−26.7◦.
(26)
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Figure 31: The quasi-linear transistor model is connected to generator and load.
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The extraction of the numerical values of every element (Cbe, rpi , Cbc, ym0, r0, Cce)
of the quasi-linear model is performed by the algorithm defined in Figure 32, which is
clarified in the following steps:
1. convert the S-parameters to the admittance Y -parameters;
2. find the theoretical Y -parameters of the quasi-linear transistor model in terms of the
element values (Cbe, rpi , Cbc, ym0, r0, Cce);
3. equate the theoretical expressions and obtained Y -parameters from the measured
S-parameters, and find the element values.
Let us go thoroughly through the above mentioned steps. Firstly, the conversion equa-
tions that transform S-parameters to Y -parameters are found, e.g. in [9, p. 192]
Y11 =
(1−S11)(1+S22)+S12S21
Z0∆
Y12 =
−2S12
Z0∆
Y21 =
−2S21
Z0∆
Y22 =
(1−S22)(1+S11)+S21S12
Z0∆
∆= (1+S11)(1+S22)−S21S12,
(27)
where Z0 is the characteristic impedance equal to Z0 = 50 Ω.
The result of the conversion measured in milli-Siemens (mS) for transistor PN3563 is
Y11 = (6.673+ j8.712)
Y12 = (0.249− j2.566)
Y21 = (33.294− j83.29)
Y22 = (1.017− j2.467).
(28)
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Figure 32: Algorithm of the extraction of the element values from S-parameters.
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Secondly, the considered quasi-linear model is a two port network, and the general
expression of the admittance matrix for a two-port network is derived from [4, p. 146-
148] I1 = Y11V1+Y12V2I2 = Y21V1+Y22V2. (29)
On applying this expression for the quasi-linear transistor model (Figure 33), currents
I1 and I2 are changed to the base current ib and collector current ic respectively, whereas
voltages V1 and V2 become vbe and vceib = Y11vbe+Y12vceic = Y21vbe+Y22vce. (30)
Now, shorting either the first or second port we obtain the admittance matrix elements
Y11 =
ib
vbe
∣∣∣
vce=0
= 1rpi + jω(Cbc+Cbe)
Y12 =
ib
vce
∣∣∣
vbe=0
= − jωCbcvcevce =− jωCbc
Y21 = icvbe
∣∣∣
vce=0
= ym0vbe− jωCbcvbevbe = ym0− jωCbc
Y22 = icvce
∣∣∣
vbe=0
= 1r0 + jω(Cbc+Cce).
(31)
Lastly, we derive the element values from (31)
rpi =
1
Re{Y11} , (32)
r0 =
1
Re{Y22} , (33)
Cbc =−Im{Y12}ω , (34)
Cbe =
Im{Y11}+ Im{Y12}
ω
, (35)
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Figure 33: Quasi-linear model used for deriving the Y -parameters.
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Cce =
Im{Y22}+ Im{Y12}
ω
, (36)
ym0 = Y21−Y12. (37)
After substituting the numerical values for PN3563 we obtain
rpi = 149.9 Ω,
r0 = 983.18 Ω,
Cbc = 4.1 pF,
ym0 = 87.3 mS∠−67.59◦,
Cbe = 9.78 pF,
Cce =−0.16 pF.
(38)
The negative value of the capacitance Cce is explained either due to the uncertainty in
the measured values or deficiency in the equivalent circuit. However, the value is small
and does not appreciably influence the analysis.
4.2 Load power evaluation
In this section we derive the load power in the quasi-linear transistor model. Initially,
the base-emitter voltage vˆbe and the transadmittance ym that specify the voltage-controlled
current source, as can be seen in Figure 31, are to be found. The base-emitter voltage vˆbe
is expressed [5], [6]
vˆbe =
√
2
∣∣∣∣ ZinZin+Z0
∣∣∣∣√4PavRg, (39)
where the input impedance is obtained from the measured S-parameters
Zin = Z0
1+S11
1−S11 . (40)
In its turn, the complex transadmittance (14) is derived by obtaining its magnitude and
a phase angle. The transadmittance magnitude |ym(vˆbe)| is found based on (18), where the
maximum collector current ic,max is taken from Table 15 for a certain transistor type, the
small-signal transadmittance |ym0| is derived from the measured S-paramters ((37)) and
the empirical parameter is assumed r = 2. The phase angle is evaluated as following
φ◦ = arctan
Im(ym)
Re(ym)
180◦
pi
, (41)
where ym is taken based on (18).
We then derive the load power PL that depends on the load voltage vL based on the
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nodal analysis
PL =
|vL|2
Z0
. (42)
The simplified circuit of the quasi-linear transistor model demonstrated in Figure 34
is transparent way of calculating the load voltage vL and, accordingly, the load power PL.
The following steps cover the details of the load power PL evaluation:
1. The series connected voltage source Eg and resistance Rg are transformed into the
parallel connected current source EgRg and resistance Rg based on the Norton theo-
rem [19, pp. 113-115];
2. The parallel connected generator’s resistance Rg, base-emitter capacitance Cbe and
input resistance rpi are converted into an equivalent impedance Z1
1
Z1
=
1
Rg
+ jωCbe+
1
rpi
. (43)
After solving the equation for Z1 we obtain
Z1 =
rpi 1jωCbe
rpi+ 1jωCbe
Rg
rpi 1jωCbe
rpi+ 1jωCbe
+Rg
=
rpiRg
rpi jωCbe+1
rpiRg
rpi jωCbe+1
+Rg
=
rpiRg
rpi +Rg(rpi jωCbe+1)
; (44)
3. The parallel connected output resistance r0, collector-emitter capacitance Cce and
load resistance RL are transformed into an equivalent impedance Z2
1
Z2
=
1
r0
+ jωCce+
1
RL
, (45)
and after solving the equation for Z2 we get
Z2 =
1
jωCce r0
1
jωCce+r0
RL
1
jωCce r0
1
jωCce+r0
+RL
=
r0RL
r0+RL(r0 jωCce+1)
. (46)
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Figure 34: Simplified scheme of the quasi-linear transistor model.
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4. Then, based on the Ohm’s law (or Kirchhoff’s current law)
YV = I, (47)
where current I is the product of admittanceY and voltageV , the equations in matrix
form are constructed for the given circuit
Y V I[
1
Z1
+ jωCbc − jωCbc
− jωCbc 1Z2 + jωCbc
] [
vbe
vL
]
=
[ Eg
Rg
−ymvbe
]
.
(48)
After shifting −ymvbe from the current matrix into the admittance matrix we get[
1
Z1
+ jωCbc − jωCbc
− jωCbc+ ym 1Z2 + jωCbc
][
vbe
vL
]
=
[Eg
Rg
0
]
, (49)
and using the Cramer’s rule [20, pp. 279-276], [22, pp. 119-121], the voltage at
the load vL is determined as the ratio of a determinant of matrix Y , which second
column is replaced by elements of matrix I, and a determinant of matrixY as follows
vL =
∣∣∣∣∣ 1Z1 + jωCbc
Eg
Rg
− jωCbc+ ym 0
∣∣∣∣∣∣∣∣∣∣ 1Z1 + jωCbc − jωCbc− jωCbc+ ym 1Z2 + jωCbc
∣∣∣∣∣
. (50)
The equation is solved
vL =
(
1
Z1
+ jωCbc
)
0− EgRg (ym− jωCbc)(
1
Z1
+ jωCbc
)(
1
Z2
+ jωCbc
)
+(− jωCbc)(− jωCbc+ ym)
=
=
 jωCbc− ym(
1
Z1
+ jωCbc
)(
1
Z2
+ jωCbc
)
− (ωCbc)2− jωCbcym
 Eg
Rg
. (51)
After computing the voltage at the load we determine the load power in watts us-
ing (42).
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4.3 Experimental results
The quasi-linear transistor model presented in Section 2.2.3 is implemented in MAT-
LAB as an outer function called qltm (Appendix 1) that calculates the load power PL|dBm,
base-emitter voltage vˆbe and transadmittance magnitude |ym|.
The evaluated graphs of power saturation and transadmittance behaviors of the tran-
sistor PN3563 are displayed in Figures 35 – 36, respectively. As can be seen in Figure 35,
the power of PN3563 starts saturating roughly at Pav=−7 dBm and reaches the 1 dB com-
pression point at Pav,1dB = −2 dBm. The dependence of the transadmittance magnitude
|ym| on the base-emitter voltage vbe for different empirical parameters (r= 1, r= 2, r= 3,
r = 5 and r = 9) is presented in Figure 36. Here, the roll-off of the function (18) is more
rapid at low values of r compared to higher values that well agree with the theory pre-
sented in Section 2.2.3, Figure 11.
Next, we analyze the main characteristics, including the power saturation and the
transadmittance |ym| as a function of input voltage vˆbe, for five different types of transistors
(Table 4) that are demonstrated in Figures 37 – 41. According to the given figures the
quasi-linear modeling predicts the power saturation for the tested transistors. Moreover,
the modeled transadmittance ym(vˆbe) behaviors for all the tested transistors are consistent
with the theory.
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Figure 35: Power saturation for PN3563 using the analytical model.
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Figure 36: Obtained transadmittance behavior for PN3563 when r= 1, r= 2, r= 3, r= 5,
r = 9.
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(a) Power saturation.
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2
0
0.02
0.04
0.06
0.08
0.1
0.12
vˆbe
|y m
(vˆ
b
e
)|
r=1
r=2
r=9
(b) Transadmittance behavior when r = 1,
r = 2, r = 3, r = 5, r = 9.
Figure 37: Obtained graphs for 2N5179 using the analytical model.
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(a) Power saturation.
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(b) Transadmittance behavior when r = 1,
r = 2, r = 3, r = 5, r = 9.
Figure 38: Obtained graphs for 2N5109 using the analytical model.
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(b) Transadmittance behavior when r = 1,
r = 2, r = 3, r = 5, r = 9.
Figure 39: Obtained graphs for NTE108 using the analytical model.
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(b) Transadmittance behavior when r = 1,
r = 2, r = 3, r = 5, r = 9.
Figure 40: Obtained graphs for BFW16 using the analytical model.
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(b) Transadmittance behavior when r = 1,
r = 2, r = 3, r = 5, r = 9.
Figure 41: Obtained graphs for BF959 using the analytical model.
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Figure 42 presents two graphs on which the transadmittance behaviors are shown for
all the tested transistors. Figure 42a collects the family of transadmittance magnitude
curves, for which empirical parameter r= 2, whereas Figure 42b displays the transadmit-
tace behaviors for the same types of transistors with r taken from Table 15. Based on the
similarity of the curves for the given transistors we conclude that an approximate value of
r can be used instead of the measured one.
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(a) Family of transadmittance curves using r = 2.
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(b) Family of transadmittance curves using measured r.
Figure 42: Transadmittance |ym(vˆbe)| behaviors for tested transistors.
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5 Simulations
This chapter presents the simulation procedure that is done using the software Agilent
Advanced Design System (ADS) 2009. The simulation results are presented for all the
tested transistors (Table 4) in terms of power saturation curves. Although the ADS 2009
is the powerful design system, which contains a huge library of electric components,
some types of transistors are not included in it and, therefore, the analogous transistors
are used for simulations. However, the ADS 2009 has a few alternative components with
different key parameters for some transistor types. All such components are simulated
and the model that best suits the measurement results is used in the following discussion
presented in Chapter 6.
Firstly, the simulation electrical circuit based on the common-emitter scheme (Fig-
ure 4) is presented and the simulation procedure is discussed. Then, the simulation graphs
of power saturation curves are constructed for all the tested transistors.
5.1 Simulated amplifier circuit
The simulated circuit presented in Figure 43 is based on the scheme of common-
emitter amplifier (Figure 4). Here, the BJT is a component that varies depending on
the simulated transistor type. The resistors R2 and R1 denote the base Rb and collector
Rc resistors, respectively, and on varying their values the bias point is set as V
Q
CE = 5 V,
IQC = 20 mA. While the inductors in base and collector operate as the RF chokes, the input
and output capacitors are used as DC blocks to prevent the flow of the DC current. As can
be seen in Figure 43, there are two variables, namely an input power Pin=−20 dBm and
Figure 43: Simulated circuit of power amplifier in ADS 2009.
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an operating frequency RF f req= 100 MHz, that are used in setting up the power source
and in harmonic balance. The input of the amplifier is presented by the power source
“RF source”, which consists of the impedance Zg = 50 Ω and the harmonic source. On
activating by double click the “RF source” , the parameter window “Power Source” is
opened and the following parameters are to be set:
• Z = 50 Ω – the generator’s impedance;
• P= dbmtow(Pin) – the power in dBm, which is based on the input power Pin;
• Freq= RF f req – the operating frequency;
• Pac= polar(dbmtow(0),0) – the AC power in polar form.
The load is presented as a termination component “Term”, which impedance is ZL =
50 Ω. For further convenient presentation of power saturation curves, the output node of
the amplifier is denoted as “Vout”. Next, we specify the output power as Pout dBm =
dBm(Vout[1]) using the equation “MeasEqn”, which converts the output voltage to the
output power in dBm.
To simulate the power saturation in an amplifier, the ADS 2009 has the function of
harmonic balance. After its activating the window “Harmonic Balance” is opened, in
which all the necessary settings are specified:
1. In the tab “Freq” enter the operating frequency RF f req and “Order” equal to 5.
2. In the tab “Sweep” specify the variable Pin that allows changing the input power
automatically. Set up the start and stop values for the sweep parameter as -20 dBm
and 8 dBm respectively, while the step size is 1 dBm.
After these manipulations the simulation is done by pressing the button “Simulation”.
Next, the bias point, which should be VQCE = 5 V, I
Q
C = 20 mA can be checked by pressing
“Annotate DC Solution” in the menu “Simulate”. If the current in the collector is not
equal to 20 mA, then the variables of resistors R1 and R2 should be tuned till the target
bias point is achieved.
5.2 Simulated power saturation curves
After all the necessary settings are set up and simulations are done, the power satu-
ration curves are plotted. Firstly, we perform the simulation for the transistors PN3563
and NTE108, which are not included in the ADS 2009, therefore, the analogous transistor
2N918 (library name “ap npn 2N918 19930601”) with similar key parameters is used.
The simulated power saturation curve for the given transistors is demonstrated in Fig-
ure 44. The resistor values of R1 and R2 that lead to the bias pointV
Q
CE = 5 V, I
Q
C = 20 mA
are defined in Table 16 for the simulated transistor types. Here, the parameter N denotes
the number of alternative components for a certain transistor type.
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Table 16: Resistor values for simulated transistors.
Type N Transistor’s name R1, Ω R2, Ω
PN3563, NTE108 1 ap npn 2N918 19930601 10.7 9.3
2N5179 3 ap npn 2N5179 5.65 14.35
ap npn Q2N5179 5.65 14.35
pb mot 2N5179 10.6 9.4
2N5109 2 ap npn 2N5109 9.25 10.75
ap npn Q2N5109 12.15 7.85
BF959 1 sp sms BF959 2 19920901 10.4 9.6
BFW16 1 ap npn 2N5943 19930601 10.5 9.5
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Figure 44: Simulated power saturation for PN3563 and NTE108.
We then analyze the power saturation curves obtained for the rest of the transistor
types in Figures 45 – 48. According to the power saturation behavior for the transis-
tor 2N5179 presented in Figure 45, the component ap npn Q2N5179 better suits the
measured scenario compared to the other simulated ones. Similarly, the component
ap npn 2N5109 in Figure 46 produces more realistic results in terms of power satura-
tion compared to the ap npn Q2N5109.
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Figure 45: Simulated power saturation for 2N5179.
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Figure 46: Simulated power saturation for 2N5109.
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Figure 47: Simulated power saturation for BFW16.
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Figure 48: Simulated power saturation for BF959.
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6 Discussion
This chapter presents the detailed discussion on the relevancy of the found results.
Firstly, the measured transadmittance curves are compared with the ones obtained in
quasi-linear modeling. Secondly, the steepness of power saturation curve is examined
in accordance with the empirical parameter r. Lastly, the measured, simulated and ana-
lytical power saturation curves are compared to each other for different transistor types.
6.1 Transadmittance analysis
Figure 49 displays three transadmittance curves obtained based on the measurements
(colored markers), the least-square fitting (black solid lines) and quasi-linear modeling
(dashed lines) for different transistors. As can be seen in Figure 49, the quasi-linear mod-
eled transadmittances and least-squared fitted curves are almost identical to each other
for the transistors BF959, PN3563 and NTE108, and relatively similar for the transistors
2N5179, 2N5179 and BFW16. It is worth mentioning that their tolerance is less than
4%, which states that the quasi-linear transistor model is accurate in prediction of the
transadmittance behavior.
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4
0.06
0.07
0.08
0.09
0.1
0.11
0.12
0.13
0.14
0.15
vˆbe
|y m
(vˆ
b
e
)|
Transadmittance |ym0| vs. voltage vbe
1
2
3
4
5
6
1: 2N5109;
2: BFW16;
3: BF959;
4: 2N5179;
5: PN3563;
6: NTE108
Figure 49: Transadmittance magnitude |ym(vˆbe)|: measured (colored markers), fitted
(black solid lines) and modeled (dashed lines) curves.
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6.2 Steepness of power saturation
According to the theory (Subsection 2.2.3) the roll-off of the transadmittance (18) is
controlled by the empirical parameter r. Taking into account that the transadmittance
affects the power at the load, we further analyze the steepness of power saturation curve
regarding the empirical parameter r.
As can be seen in Figure 50, the red solid line presents the measured power saturation
results, whereas the blue lines show a family of power saturation curves for transistor
2N5179 obtained using the quasi-linear modeling. Here, the steepness of the modeled
curve, or the dynamic range dR, rises with the increase of r. Hence, we conclude that on
varying the empirical parameter r we can achieve the behavior that is the closest to the
measured one.
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Figure 50: Measured (red line) and modeled (blue lines) power saturation curves.
6.3 Power saturation analysis
Figure 51 displays three power saturation curves for the BJT PN3563 that were found
during simulations, measurements and modeling. As can be seen in this figure, the mea-
sured and the modeled curves coincide at the linear region, whereas the simulated curve
shows 2 dBm difference with the realistic scenario. Moreover, both the quasi-linear model
and the simulation curves start saturating approximately at the same point that is close to
the measured one. However, the simulation do not always achieve accurate results in
power saturation prediction, e.g. for the BJT BF959 shown in Figure 52. In its turn,
in this figure the quasi-linear model demonstrates an excellent similarity of the power
saturation both in linear and nonlinear regions with the measured curve.
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Figure 51: Simulated, measured and modeled power saturation curves for PN3563.
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Figure 52: Simulated, measured and modeled power saturation curves for BF959.
Figures 53 – 56 display the power saturation curves for the rest of the transistor types.
According to these figures the average difference between the modeled and the mea-
sured behaviors in the linear region is around 0.01 dBm, whereas the simulated curves
lag behind in the range of 2 dBm – 7 dBm. Despite the steepness of the modeled power
saturation concedes to the measured and simulated ones for certain transistor types, the
quasi-linear model predicts the power saturation point accurately. Note that the simu-
lations using the CAD systems with constrained possibilities do not always predict the
power saturation (Figure 52).
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As a summary, the quasi-linear model implies a simple and an efficient way to predict
the power saturation in BJT, which has shown more accurate results compared to the ones
produced by the powerful design systems, such as ADS 2009.
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Figure 53: Simulated, measured and modeled power saturation curves for 2N5179.
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Figure 54: Simulated, measured and modeled power saturation curves for 2N5109.
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Figure 55: Simulated, measured and modeled power saturation curves for NTE108.
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Figure 56: Simulated, measured and modeled power saturation curves for BFW16.
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Conclusion
The state-of-the-art quasi-linear transistor model [5] has been initially applied for os-
cillation analysis. The novelty of this thesis is to investigate the model in appliance with
the power saturation prediction in BJT. The quasi-linearity of the model is explained by
the fact that all elements of the model are linear, while the voltage-controlled current
source is nonlinear. This nonlinear element of the model is specified by the complex
transadmittance ym and the base-emitter voltage vˆbe. The transadmittance ym, which is
used instead of the transconductance gm, takes into account the phase difference between
collector current ic and base-emitter voltage vbe, and its magnitude |ym(vˆbe)| is a decreas-
ing function of input voltage. Hence, the quasi-linear model can be used in specifying the
BJT behavior at high frequency range.
According to the conducted measurements, we proved that more compact component
placement on the breadboard at high frequencies, e.g. f = 100 MHz, allows reaching
higher gain (|S21|) and decreasing the electromagnetic dissipation. The relevancy of the
measurement results is verified by comparing the S-parameters with power and frequency
sweeps at one point (P=−20 dBm, f = 100 MHz).
The quasi-linear model allows finding the transadmittance |ym(vˆbe)|, which is one of
the key middle-stage parameters used for evaluating the power saturation and verifying the
accuracy of the model. The maximum variation between the measured transadmittances
and modeled ones was less than 4% (Chapter 6), which states that the quasi-linear model
accurately evaluates the transadmittance. Moreover, the empirical parameter r influences
both the roll-off of the transadmittance and the steepness of the power saturation, and can
be adjusted to achieve the target power saturation behavior.
According to the comparative analysis (Chapter 6), the quasi-linear modeling of power
saturation in BJT presents high accuracy in the linear region in the range of 0.01 –
0.35 dBm, whereas the simulated curves lag behind in the range of 2 dBm – 7 dBm.
Despite the steepness of the modeled power saturation concedes to the measured and sim-
ulated ones for certain transistor types, the quasi-linear model predicts the power satura-
tion point accurately. Note that the simulations using the CAD systems with constrained
possibilities do not always predict the power saturation.
Thus, the proposed quasi-linear transistor model calculates the output power of the
BJT amplifier accurately and predicts precisely the power saturation in bipolar-junction
transistors. Despite the simplicity of the quasi-linear model, it takes into account the es-
sential phenomena appeared in BJT, has a number of advantages compared to the hybrid-
pi model and can be used in RF range instead of powerful design systems, such as ADS
2009. The future research heading may include the model improvement, e.g. taking into
account the inductances that appear in BJT at high frequencies.
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Appendix 1: Programing code for MATLAB outer
function for the quasi-linear power analysis
1 f u n c t i o n [ P load , VBE, YM ABS] = ql tm ( S11 , S12 , S21 , S22 , ic max , r , Pav )
2 % KONSTANTIN RYKOV, 2 9 . 0 8 . 2 0 1 3
3 %ql tm − i s a f u n c t i o n , which a n a l y s e s a Quasi−L i n e a r T r a n s i s t o r Model from
4 %known S−p a r a m e t e r s .
5 %The i n p u t p a r a m e t e r s
6 % 1 . S−p a r a m e t e r s ( S11 , S12 , S21 , S22 ) i n complex form ;
7 % 2 . ic max − maximum c o l l e c t o r c u r r e n t , o b t a i n e d from measurements ;
8 % 3 . r − e m p i r i c a l p a r a m e t e r ;
9 % 4 . Pav − a v a i l a b l e power , v e c t o r form
10 %F i r s t l y , S−p a r a m e t e r s a r e t r a n s f o r m e d t o Y−p a r a m e t e r s
11 %and t h e n t r a n s i s t o r model r e s i s t a n s e s , c a p a c i t a n c e s and i n p u t impedance Zin
12 %a r e computed . Secondly , t h e power t r a n s f e r d t o t h e l o a d i s computed .
13 %L a s t l y , t h e ’ qltm ’− f u n c t i i o n p l o t s t h e g raph P l o a d vs . P avg .
14 %% ======================================================================%%
15 % S−PARAMETERS −> Y−PARAMETERS
16 %%=======================================================================%%
17 S = [ S11 S12 ; S21 S22 ] ; % S−m a t r i x i s formed ;
18 w=2∗ p i ∗100 e6 ; % MHz, o p e r a t i n g f r e q u e n c y 100 MHz;
19 Z0 =50; % Ohms , c h a r a c t e r i s t i c impedance 50 Ohms ;
20 Rg=50; % Ohms , g e n e r a t o r impedance 50 Ohms ;
21 Rl =50; % Ohms , l o a d t e r m i n a t i o n 50 Ohms ;
22 Y=s2y ( S , Z0 ) ; % forming Y−m a t r i x by c o n v e r t i n g S−m a t r i x .
23 %% ===================================================================== %%
24 % FINDING TRANSISTOR MODEL PARAMETERS
25 %%=======================================================================%%
26 r p i =1 / r e a l (Y( 1 , 1 ) ) ; % Ohms , i n p u t r e s i s t a n c e ;
27 r0 =1/ r e a l (Y( 2 , 2 ) ) ; % Ohms , o u t p u t r e s i s t a n c e ;
28 Cbc= r e a l (−(Y( 1 , 2 ) ) / ( j ∗w) ) ; % F , base−c o l l e c t o r c a p a c i t a n c e ;
29 ym0=Y( 2 , 1 ) + j ∗w∗Cbc ; % S , t r a n s a d m i t t a n c e ;
30 Cbe= r e a l ( (Y( 1 , 1 )− j ∗w∗Cbc−1/ r p i ) / ( j ∗w) ) ;% F , base−e m i t t e r c a p a c i t a n c e ;
31 Cce= r e a l ( (Y( 2 , 2 ) −1/ r0−j ∗w∗Cbc ) / ( j ∗w) ) ; % F , c o l l e c t o r −e m i t t e r c a p a c i t a n c e ;
32 Zin=Z0 ∗ ( 1 + ( S11 ) ) / (1− ( S11 ) ) ; % Ohms , i n p u t impedance .
33 %% ===================================================================== %%
34 % FINDING P l o a d
35 %%=======================================================================%%
36 i n d =1; % ” f o r ”− l oop i n d e x used i n fo rming a
37 % P l o a d v e c t o r
38 f o r i =Pav % i n d e x i n g Pav f o r ’ f o r ’− l oop
39 i = 1 0 ˆ ( ( i −30) / 1 0 ) ; % W, c o n v e r t i n g Pav i n dBm t o w a t t s ;
40 vbe= s q r t ( 2 ) ∗ abs ( Zin / ( Zin+Z0 ) ) . . . % V, base−e m i t t e r v o l t a g e ;
41 ∗ s q r t (4∗ i ∗Z0 ) ;
42 VBE( i n d ) =vbe ; % forming a v e c t o r , which c o n s i s t s o f
43 % a l l base−e m i t t e r v o l t a g e s a l o n g t h e
44 % whole power r a n g e ;
45 ym abs= abs ( ym0 ) / ( 1 + ( vbe∗ abs ( ym0 ) . . . % S , t h e t r a n s a d m i t t a n c e magni tude ;
46 / i c max ) . ˆ r ) ˆ ( 1 / r ) ;
47 ym complex =(ym0 ) / ( ( 1 + ( vbe ∗ ( ym0 ) . . . % S , t r a n s a d m i t t a n c e i n complex form ;
48 / i c max ) ˆ r ) ˆ ( 1 / r ) ) ;
49 ym angl= a n g l e ( ym complex ) ∗180 / p i ; % DEG, t h e t r a n s a d m i t t a n c e phase a n l g e ;
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50 ym=ang2comp ( ym abs , ym angl ) ; % c h e c k i n g t h e c o r r e c t n e s s o f c a l c u l a−
51 % t i o n compar ing v a l u e s o f
52 % ym complex and ym ;
53 YM ABS( i n d ) =ym abs ; % S , fo rming a v e c t o r o f t r a n s−
54 % a d m i t t a n c e m a g n i t u d e s
55 Eg= s q r t (4∗ i ∗Rg ) ; % V, g e n e r a t o r v o l t a g e
56 Z1 = ( 1 / ( 1 / r p i + j ∗w∗Cbe +1/ Rg ) ) ; % Ohms , eq . impedance o f Rg | | Cbe | | r p i
57 Z2 = ( 1 / ( 1 / r0 + j ∗w∗Cce +1/ Rl ) ) ; % Ohms , eq . impedance r0 | | Cce | | Rl
58
59 % V, v o l t a g e a t t h e l o a d
60 v l = d e t ( [ 1 / Z1+ j ∗w∗Cbc Eg / Z0 ; − j ∗w∗Cbc+ym 0 ] ) . . .
61 / d e t ( [ 1 / Z1+ j ∗w∗Cbc − j ∗w∗Cbc ; − j ∗w∗Cbc+ym 1 / Z2+ j ∗w∗Cbc ] ) ;
62 Pl =( abs ( v l ) ) ˆ 2 / Z0 ; % W, P l o a d − power t r a n s f e r e d t o l o a d
63 Pl2 =10∗ l og10 ( P l / 1 e−3) ; % dBm, P l o a d
64 P l o a d ( i n d ) = Pl2 ; % w r i t i n g P l r e s u l t s i n a v e c t o r
65 i n d = i n d +1; % t a k i n g n e x t v a c t o r e l e m e n t
66 end
67 end
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